HEWLETT-PACKARD COMPAN
Intellectual Property Administra
P.O. Box 272400
F. Collins, Colorado 80527-2400

OIPE
JAN 16 2003
PATENT & TRADEMARK OFFICE

PATENT APPLICATION

ATTORNEY DOCKET NO. __10001840-1__

IN THE
UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s): Roy R. Faget	**Confirmation No.:** 6474
Application No.: 09/505,382	**Examiner:** C. C. Do
Filing Date: 2/16/2000	**Group Art Unit:** 2124
Title: Apparatus and Method for Sharing Data FET for a Four-Way Multiplexer (as amended)	

COMMISSIONER FOR PATENTS
Washington, D.C.   20231

RECEIVED

JAN 1 7 2003

Technology Center 2100

TRANSMITTAL LETTER FOR RESPONSE/AMENDMENT

Sir:

Transmitted herewith is/are the following in the above-identified application:

(X)   Response/Amendment   ( )   Petition to extend time to respond
( )   New fee as calculated below   ( )   Supplemental Declaration
(X)   No additional fee   (Address envelope to "Box Non-Fee Amendments")
( )   Other: _____ (fee $_____)

CLAIMS AS AMENDED BY OTHER THAN A SMALL ENTITY						
(1) FOR	(2) CLAIMS REMAINING AFTER AMENDMENT	(3) NUMBER EXTRA	(4) HIGHEST NUMBER PREVIOUSLY PAID FOR	(5) PRESENT EXTRA	(6) RATE	(7) ADDITIONAL FEES
TOTAL CLAIMS	20 MINUS		20	= 0	X $18	$ 0
INDEP. CLAIMS	3 MINUS		3	= 0	X $84	$ 0
[ ] FIRST PRESENTATION OF A MULTIPLE DEPENDENT CLAIM					+ $280	$ 0
EXTENSION FEE	1ST MONTH $110.00	2ND MONTH $410.00	3RD MONTH $930.00	4TH MONTH $1450.00		$ 0
					OTHER FEES	$
				TOTAL ADDITIONAL FEE FOR THIS AMENDMENT		$ 0

Charge $____0____ to Deposit Account 08-2025. At any time during the pendency of this application, please charge any fees required or credit any overpayment to Deposit Account 08-2025 pursuant to 37 CFR 1.25. Additionally please charge any fees to Deposit Account 08-2025 under 37 CFR 1.16 through 1.21 inclusive, and any other sections in Title 37 of the Code of Federal Regulations that may regulate fees. A duplicate copy of this sheet is enclosed.

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, Washington, D.C. 20231.

Date of Deposit:

Typed Name:

Signature:_____

Respectfully submitted,

Roy R. Faget

By _____

John K. Harrop
Attorney/Agent for Applicant(s)
Reg. No.   **41,817**

Date: Jan 16, 2003

Telephone No.: **(202) 442-3000**

Rev 01/03 (TransAmd)

- Attach as First Page to Transmitted Papers -

HP Docket No.: 10001840-1

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s):	Roy R. Faget	Group Art Unit: 2124
Serial No.:	09/505,382	Examiner: Chat C. Do
Filed:	February 16, 2000	
Title:	Apparatus and Method for Sharing Data FET for a Four-Way Multiplexer (as amended)	

Box Non-Fee Amendment
U.S. Patent and Trademark Office
Washington, DC 20231

AMENDMENT AND RESPONSE UNDER 37 CFR 1.111

Sir:

In response to the October 17, 2002 Office Action, please amend the above-identified application as follows:

IN THE TITLE:

Amend the title to read:

"Apparatus and Method for Sharing Data FET for a Four-Way Multiplexer"

IN THE SPECIFICATION:

Replace the paragraph beginning at page 2, line 4, with the following rewritten paragraph:

--The present invention relates to a multiplexer for shifting data.--

Replace the paragraphs beginning at page 2, line 13, with the following rewritten paragraphs:

--FMAC operations are implemented in multiple stages, and the final stage is used to normalize the value of the mantissa of the result. In particular, according to use of floating point numbers complying with the IEEE standard, the result is shifted to obtain a leading one in the mantissa and thus remove all leading zeros. This produces a normalized result for the FMAC operation. To obtain a leading one in the result, multiplexers are typically used in order to shift the result until the value one resides in the most significant bit position.

Multiplexers are known in the art and use control signals in order to shift input data among output lines based upon the control signals. Multiplexers can require many inputs for the data lines and the control signals, and each data input can require a separate data line and individual transistor for interfacing the data line with a corresponding logic gate that performs the data shifting. Due to the high number of inputs, individual data lines increase

1